bacReadVer.c File Reference

#include "bac.h"
#include "bacPrs.h"

Include dependency graph for bacReadVer.c:

Go to the source code of this file.

Enumerations
enum	Bac_VerType_t {   PRS_VER_NONE = 0 , PRS_VER_INPUT , PRS_VER_OUTPUT , PRS_VER_INOUT ,   PRS_VER_WIRE , PRS_VER_MODULE , PRS_VER_ASSIGN , PRS_VER_REG ,   PRS_VER_ALWAYS , PRS_VER_DEFPARAM , PRS_VER_BEGIN , PRS_VER_END ,   PRS_VER_ENDMODULE , PRS_VER_UNKNOWN }
	DECLARATIONS ///. More...

Functions
int	Psr_ManReadSignalList (Psr_Man_t *p, Vec_Int_t *vTemp, char LastSymb, int fAddForm)
void	Psr_ManPrintModules (Psr_Man_t *p)
Vec_Ptr_t *	Psr_ManReadVerilog (char *pFileName)
void	Psr_ManReadVerilogTest (char *pFileName)

Enumeration Type Documentation

Bac_VerType_t

enum Bac_VerType_t

DECLARATIONS ///.

CFile****************************************************************

FileName [bacReadVer.c]

SystemName [ABC: Logic synthesis and verification system.]

PackageName [Hierarchical word-level netlist.]

Synopsis [BLIF writer.]

Author [Alan Mishchenko]

Affiliation [UC Berkeley]

Date [Ver. 1.0. Started - November 29, 2014.]

Revision [

Id

bacReadVer.c,v 1.00 2014/11/29 00:00:00 alanmi Exp

]

Enumerator
PRS_VER_NONE
PRS_VER_INPUT
PRS_VER_OUTPUT
PRS_VER_INOUT
PRS_VER_WIRE
PRS_VER_MODULE
PRS_VER_ASSIGN
PRS_VER_REG
PRS_VER_ALWAYS
PRS_VER_DEFPARAM
PRS_VER_BEGIN
PRS_VER_END
PRS_VER_ENDMODULE
PRS_VER_UNKNOWN

Definition at line 31 of file bacReadVer.c.

             { 
    PRS_VER_NONE = 0,  // 0:  unused
    PRS_VER_INPUT,     // 1:  input
    PRS_VER_OUTPUT,    // 2:  output
    PRS_VER_INOUT,     // 3:  inout
    PRS_VER_WIRE,      // 4:  wire
    PRS_VER_MODULE,    // 5:  module
    PRS_VER_ASSIGN,    // 6:  assign
    PRS_VER_REG,       // 7:  reg
    PRS_VER_ALWAYS,    // 8:  always
    PRS_VER_DEFPARAM,  // 9:  always
    PRS_VER_BEGIN,     // 10: begin
    PRS_VER_END,       // 11: end
    PRS_VER_ENDMODULE, // 12: endmodule
    PRS_VER_UNKNOWN    // 13: unknown
} Bac_VerType_t;

Function Documentation

Psr_ManPrintModules()

void Psr_ManPrintModules

(

Psr_Man_t *

p

)

Function*************************************************************

Synopsis []

Description []

SideEffects []

SeeAlso []

Definition at line 806 of file bacReadVer.c.

{
    char * pName; int i; 
    printf( "Succeeded parsing %d models:\n", Vec_IntSize(&p->vSucceeded) );
    Psr_ManForEachNameVec( &p->vSucceeded, p, pName, i )
        printf( " %s", pName );
    printf( "\n" );
    printf( "Skipped %d known models:\n", Vec_IntSize(&p->vKnown) );
    Psr_ManForEachNameVec( &p->vKnown, p, pName, i )
        printf( " %s", pName );
    printf( "\n" );
    printf( "Skipped %d failed models:\n", Vec_IntSize(&p->vFailed) );
    Psr_ManForEachNameVec( &p->vFailed, p, pName, i )
        printf( " %s", pName );
    printf( "\n" );
}

Psr_ManReadSignalList()

int Psr_ManReadSignalList	(	Psr_Man_t *	p,
		Vec_Int_t *	vTemp,
		char	LastSymb,
		int	fAddForm )

Definition at line 450 of file bacReadVer.c.

{
    Vec_IntClear( vTemp );
    while ( 1 )
    {
        int Item = Psr_ManReadSignal(p);
        if ( Item == 0 )                    return Psr_ManErrorSet(p, "Cannot read signal in the list.", 0);
        if ( fAddForm )
            Vec_IntPush( vTemp, 0 );
        Vec_IntPush( vTemp, Item );
        if ( Psr_ManIsChar(p, LastSymb) )   break;
        if ( !Psr_ManIsChar(p, ',') )       return Psr_ManErrorSet(p, "Expecting comma in the list.", 0);
        p->pCur++;
    }
    return 1;
}

Psr_ManReadVerilog()

Vec_Ptr_t * Psr_ManReadVerilog

(

char *

pFileName

)

Function*************************************************************

Synopsis []

Description []

SideEffects []

SeeAlso []

Definition at line 834 of file bacReadVer.c.

{
    Vec_Ptr_t * vPrs = NULL;
    Psr_Man_t * p = Psr_ManAlloc( pFileName );
    if ( p == NULL )
        return NULL;
    Psr_NtkAddVerilogDirectives( p );
    Psr_ManReadDesign( p );   
    //Psr_ManPrintModules( p );
    if ( Psr_ManErrorPrint(p) )
        ABC_SWAP( Vec_Ptr_t *, vPrs, p->vNtks );
    Psr_ManFree( p );
    return vPrs;
}

Here is the caller graph for this function:

Psr_ManReadVerilogTest()

void Psr_ManReadVerilogTest

(

char *

pFileName

)

Definition at line 849 of file bacReadVer.c.

{
    abctime clk = Abc_Clock();
    extern void Psr_ManWriteVerilog( char * pFileName, Vec_Ptr_t * p );
    Vec_Ptr_t * vPrs = Psr_ManReadVerilog( "c/hie/dump/1/netlist_1.v" );
//    Vec_Ptr_t * vPrs = Psr_ManReadVerilog( "aga/me/me_wide.v" );
//    Vec_Ptr_t * vPrs = Psr_ManReadVerilog( "aga/ray/ray_wide.v" );
    if ( !vPrs ) return;
    printf( "Finished reading %d networks. ", Vec_PtrSize(vPrs) );
    printf( "NameIDs = %d. ", Abc_NamObjNumMax(Psr_ManNameMan(vPrs)) );
    printf( "Memory = %.2f MB. ", 1.0*Psr_ManMemory(vPrs)/(1<<20) );
    Abc_PrintTime( 1, "Time", Abc_Clock() - clk );
    Psr_ManWriteVerilog( "c/hie/dump/1/netlist_1_out_new.v", vPrs );
//    Psr_ManWriteVerilog( "aga/me/me_wide_out.v", vPrs );
//    Psr_ManWriteVerilog( "aga/ray/ray_wide_out.v", vPrs );
//    Abc_NamPrint( p->pStrs );
    Psr_ManVecFree( vPrs );
}

Here is the call graph for this function: